-
Добро пожаловать на компьютерный форум Tehnari.ru. Здесь разбираемся с проблемами ПК и ноутбуков: Windows, драйверы, «железо», сборка и апгрейд, софт и безопасность. Форум работает много лет, сейчас он переехал на новый движок, но старые темы и аккаунты мы постарались сохранить максимально аккуратно.
Форум не связан с магазинами и сервисами – мы ничего не продаём и не даём «рекламу под видом совета». Отвечают обычные участники и модераторы, которые следят за порядком и качеством подсказок.
Если вы у нас впервые, загляните на страницу о проекте, чтобы узнать больше. Чтобы создавать темы и писать сообщения, сначала зарегистрируйтесь, а затем войдите под своим логином.
Не знаете, с чего начать? Создайте тему с описанием проблемы – подскажем и при необходимости перенесём её в подходящий раздел.Задать вопрос Новые сообщения Как правильно спроситьЕсли пришли по ссылке со старого Tehnari.ru – вы на нужном месте, просто продолжайте обсуждение.
Клонировать AT89C2051
- Автор темы Михаил34
- Дата начала
- Регистрация
- 27 Апр 2015
- Сообщения
- 1,423
- Реакции
- 115
- Баллы
- 0
А фиг знает , дела не имел но по даташиту вроде высоковольтный нужен, я думаю какой нибудь дракон сможет ... ну или другие какие программаторы паралелльного программирования - а где вы такой раритет нашли ? 
можно попробовать через LPT (если есть конечно)
можно попробовать через LPT (если есть конечно)
А фиг знает , дела не имел но по даташиту вроде высоковольтный нужен, я думаю какой нибудь дракон сможет ... ну или другие какие программаторы паралелльного программирования - а где вы такой раритет нашли ?
можно попробовать через LPT (если есть конечно)
Стоят в диспетчерской сигнализации, а уже прошитые стоят в разы дороже.
- Регистрация
- 27 Апр 2015
- Сообщения
- 1,423
- Реакции
- 115
- Баллы
- 0
Это схема не подойдет, нету у данного контролера SPI.
надо что то типа
но меня смущает наличие двух локбитов в этой контролере, боюсь что они (если выставлены) не дадут считать прошивку , прямо про это в даташите не говориться, но запрет верификации в этом режиме наводит на соответствующие мысли ...
Program Lock Bits
LB1 LB2 Protection Type
1 U U No program lock features
2 P U Further programming of the Flash is disabled
3 P P Same as mode 2, also verify is disabled
т.е. что то свое вы записать сможете, а вот считать что есть на готовой возможно и нет (если производители не лохи то они конечно воспользуются возможностью залочить прошивку)
надо что то типа
но меня смущает наличие двух локбитов в этой контролере, боюсь что они (если выставлены) не дадут считать прошивку , прямо про это в даташите не говориться, но запрет верификации в этом режиме наводит на соответствующие мысли ...
Program Lock Bits
LB1 LB2 Protection Type
1 U U No program lock features
2 P U Further programming of the Flash is disabled
3 P P Same as mode 2, also verify is disabled
т.е. что то свое вы записать сможете, а вот считать что есть на готовой возможно и нет (если производители не лохи то они конечно воспользуются возможностью залочить прошивку)
Автор схемы пишет что программируют.
Надежда умирает последний вдруг прочтет.
- Регистрация
- 27 Апр 2015
- Сообщения
- 1,423
- Реакции
- 115
- Баллы
- 0
Не верьте авторам, верьте даташитам )
Кроме того, что нужен параллельный программатор, там на ресет надо еще и 12 вольт подавать во время прогаммирования
11. Programming The Flash
The AT89C2051 is shipped with the 2K bytes of on-chip PEROM code memory array in the
erased state (i.e., contents = FFH) and ready to be programmed. The code memory array is programmed
one byte at a time. Once the array is programmed, to re-program any non-blank byte,
the entire memory array needs to be erased electrically.
Internal Address Counter: The AT89C2051 contains an internal PEROM address counter
which is always reset to 000H on the rising edge of RST and is advanced by applying a positive
going pulse to pin XTAL1.
Programming Algorithm: To program the AT89C2051, the following sequence is
recommended.
1. Power-up sequence:
Apply power between VCC and GND pins
Set RST and XTAL1 to GND
2. Set pin RST to “H”
Set pin P3.2 to “H”
3. Apply the appropriate combination of “H” or “L” logic
levels to pins P3.3, P3.4, P3.5, P3.7 to select one of the programming operations
shown in the PEROM Programming Modes table.
8
0368G–MICRO–6/05
AT89C2051
To Program and Verify the Array:
4. Apply data for Code byte at location 000H to P1.0 to P1.7.
5. Raise RST to 12V to enable programming.
6. Pulse P3.2 once to program a byte in the PEROM array or the lock bits. The byte-write
cycle is self-timed and typically takes 1.2 ms.
7. To verify the programmed data, lower RST from 12V to logic “H” level and set pins P3.3
to P3.7 to the appropriate levels. Output data can be read at the port P1 pins.
8. To program a byte at the next address location, pulse XTAL1 pin once to advance the
internal address counter. Apply new data to the port P1 pins.
9. Repeat steps 6 through 8, changing data and advancing the address counter for the
entire 2K bytes array or until the end of the object file is reached.
10. Power-off sequence:
set XTAL1 to “L”
set RST to “L”
Turn VCC power off
Data Polling: The AT89C2051 features Data Polling to indicate the end of a write cycle. During
a write cycle, an attempted read of the last byte written will result in the complement of the written
data on P1.7. Once the write cycle has been completed, true data is valid on all outputs, and
the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.
Ready/Busy: The Progress of byte programming can also be monitored by the RDY/BSY output
signal. Pin P3.1 is pulled low after P3.2 goes High during programming to indicate BUSY. P3.1 is
pulled High again when programming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed code data can be read
back via the data lines for verification:
1. Reset the internal address counter to 000H by bringing RST from “L” to “H”.
2. Apply the appropriate control signals for Read Code data and read the output data at
the port P1 pins.
3. Pulse pin XTAL1 once to advance the internal address counter.
4. Read the next code data byte at the port P1 pins.
5. Repeat steps 3 and 4 until the entire array is read.
The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that
their features are enabled.
Chip Erase: The entire PEROM array (2K bytes) and the two Lock Bits are erased electrically
by using the proper combination of control signals and by holding P3.2 low for 10 ms. The code
array is written with all “1”s in the Chip Erase operation and must be executed before any nonblank
memory byte can be re-programmed.
Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal
verification of locations 000H, 001H, and 002H, except that P3.5 and P3.7 must be pulled to
a logic low. The values returned are as follows.
(000H) = 1EH indicates manufactured Modes table.
8
0368G–MICRO–6/05
AT89C2051
To Program and Verify the Array:
4. Apply data for Code byte at location 000H to P1.0 to P1.7.
5. Raise RST to 12V to enable programming.
6. Pulse P3.2 once to program a byte in the PEROM array or the lock bits. The byte-write
cycle is self-timed and typically takes 1.2 ms.
7. To verify the programmed data, lower RST from 12V to logic “H” level and set pins P3.3
to P3.7 to the appropriate levels. Output data can be read at the port P1 pins.
8. To program a byte at the next address location, pulse XTAL1 pin once to advance the
internal address counter. Apply new data to the port P1 pins.
9. Repeat steps 6 through 8, changing data and advancing the address counter for the
entire 2K bytes array or until the end of the object file is reached.
10. Power-off sequence:
set XTAL1 to “L”
set RST to “L”
Turn VCC power off Data Polling: The AT89C2051 features Data Polling to indicate the end of a write cycle. During
a write cycle, an attempted read of the last byte written will result in the complement of the written
data on P1.7. Once the write cycle has been completed, true data is valid on all outputs, and
the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.
Ready/Busy: The Progress of byte programming can also be monitored by the RDY/BSY output
signal. Pin P3.1 is pulled low after P3.2 goes High during programming to indicate BUSY. P3.1 is
pulled High again when programming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed code data can be read
back via the data lines for verification:
1. Reset the internal address counter to 000H by bringing RST from “L” to “H”.
2. Apply the appropriate control signals for Read Code data and read the output data at
the port P1 pins.
3. Pulse pin XTAL1 once to advance the internal address counter.
4. Read the next code data byte at the port P1 pins.
5. Repeat steps 3 and 4 until the entire array is read.
The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that
their features are enabled.
Chip Erase: The entire PEROM array (2K bytes) and the two Lock Bits are erased electrically
by using the proper combination of control signals and by holding P3.2 low for 10 ms. The code
array is written with all “1”s in the Chip Erase operation and must be executed before any nonblank
memory byte can be re-programmed.
Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal
verification of locations 000H, 001H, and 002H, except that P3.5 and P3.7 must be pulled to
a logic low. The values returned are as follows.
(000H) = 1EH indicates manufactured by Atmel
(001H) = 21H indicates 89C2051
) Кроме того, что нужен параллельный программатор, там на ресет надо еще и 12 вольт подавать во время прогаммирования
11. Programming The Flash
The AT89C2051 is shipped with the 2K bytes of on-chip PEROM code memory array in the
erased state (i.e., contents = FFH) and ready to be programmed. The code memory array is programmed
one byte at a time. Once the array is programmed, to re-program any non-blank byte,
the entire memory array needs to be erased electrically.
Internal Address Counter: The AT89C2051 contains an internal PEROM address counter
which is always reset to 000H on the rising edge of RST and is advanced by applying a positive
going pulse to pin XTAL1.
Programming Algorithm: To program the AT89C2051, the following sequence is
recommended.
1. Power-up sequence:
Apply power between VCC and GND pins
Set RST and XTAL1 to GND
2. Set pin RST to “H”
Set pin P3.2 to “H”
3. Apply the appropriate combination of “H” or “L” logic
levels to pins P3.3, P3.4, P3.5, P3.7 to select one of the programming operations
shown in the PEROM Programming Modes table.
8
0368G–MICRO–6/05
AT89C2051
To Program and Verify the Array:
4. Apply data for Code byte at location 000H to P1.0 to P1.7.
5. Raise RST to 12V to enable programming.
6. Pulse P3.2 once to program a byte in the PEROM array or the lock bits. The byte-write
cycle is self-timed and typically takes 1.2 ms.
7. To verify the programmed data, lower RST from 12V to logic “H” level and set pins P3.3
to P3.7 to the appropriate levels. Output data can be read at the port P1 pins.
8. To program a byte at the next address location, pulse XTAL1 pin once to advance the
internal address counter. Apply new data to the port P1 pins.
9. Repeat steps 6 through 8, changing data and advancing the address counter for the
entire 2K bytes array or until the end of the object file is reached.
10. Power-off sequence:
set XTAL1 to “L”
set RST to “L”
Turn VCC power off
Data Polling: The AT89C2051 features Data Polling to indicate the end of a write cycle. During
a write cycle, an attempted read of the last byte written will result in the complement of the written
data on P1.7. Once the write cycle has been completed, true data is valid on all outputs, and
the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.
Ready/Busy: The Progress of byte programming can also be monitored by the RDY/BSY output
signal. Pin P3.1 is pulled low after P3.2 goes High during programming to indicate BUSY. P3.1 is
pulled High again when programming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed code data can be read
back via the data lines for verification:
1. Reset the internal address counter to 000H by bringing RST from “L” to “H”.
2. Apply the appropriate control signals for Read Code data and read the output data at
the port P1 pins.
3. Pulse pin XTAL1 once to advance the internal address counter.
4. Read the next code data byte at the port P1 pins.
5. Repeat steps 3 and 4 until the entire array is read.
The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that
their features are enabled.
Chip Erase: The entire PEROM array (2K bytes) and the two Lock Bits are erased electrically
by using the proper combination of control signals and by holding P3.2 low for 10 ms. The code
array is written with all “1”s in the Chip Erase operation and must be executed before any nonblank
memory byte can be re-programmed.
Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal
verification of locations 000H, 001H, and 002H, except that P3.5 and P3.7 must be pulled to
a logic low. The values returned are as follows.
(000H) = 1EH indicates manufactured Modes table.
8
0368G–MICRO–6/05
AT89C2051
To Program and Verify the Array:
4. Apply data for Code byte at location 000H to P1.0 to P1.7.
5. Raise RST to 12V to enable programming.
6. Pulse P3.2 once to program a byte in the PEROM array or the lock bits. The byte-write
cycle is self-timed and typically takes 1.2 ms.
7. To verify the programmed data, lower RST from 12V to logic “H” level and set pins P3.3
to P3.7 to the appropriate levels. Output data can be read at the port P1 pins.
8. To program a byte at the next address location, pulse XTAL1 pin once to advance the
internal address counter. Apply new data to the port P1 pins.
9. Repeat steps 6 through 8, changing data and advancing the address counter for the
entire 2K bytes array or until the end of the object file is reached.
10. Power-off sequence:
set XTAL1 to “L”
set RST to “L”
Turn VCC power off Data Polling: The AT89C2051 features Data Polling to indicate the end of a write cycle. During
a write cycle, an attempted read of the last byte written will result in the complement of the written
data on P1.7. Once the write cycle has been completed, true data is valid on all outputs, and
the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.
Ready/Busy: The Progress of byte programming can also be monitored by the RDY/BSY output
signal. Pin P3.1 is pulled low after P3.2 goes High during programming to indicate BUSY. P3.1 is
pulled High again when programming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed code data can be read
back via the data lines for verification:
1. Reset the internal address counter to 000H by bringing RST from “L” to “H”.
2. Apply the appropriate control signals for Read Code data and read the output data at
the port P1 pins.
3. Pulse pin XTAL1 once to advance the internal address counter.
4. Read the next code data byte at the port P1 pins.
5. Repeat steps 3 and 4 until the entire array is read.
The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that
their features are enabled.
Chip Erase: The entire PEROM array (2K bytes) and the two Lock Bits are erased electrically
by using the proper combination of control signals and by holding P3.2 low for 10 ms. The code
array is written with all “1”s in the Chip Erase operation and must be executed before any nonblank
memory byte can be re-programmed.
Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal
verification of locations 000H, 001H, and 002H, except that P3.5 and P3.7 must be pulled to
a logic low. The values returned are as follows.
(000H) = 1EH indicates manufactured by Atmel
(001H) = 21H indicates 89C2051
Вы правильно думаете. Только полное стирание позволит полноценно работать с чипом
Спасибо. Найти машинку с LTP будет проблематично. Защиту от чтения обойти можно?
- Регистрация
- 27 Апр 2015
- Сообщения
- 1,423
- Реакции
- 115
- Баллы
- 0
Нет, пока способа не нашли
вернее можно - стачиваете кристалл, и под электронным микроскопом расшифровывает, что там не флэшке ) шучу ... зачем бы делали защиту, которую можно обойти ...
